

Extending Performance and Reliability via Modular FPGA Clusters

Roberto Giorgi

Department of Information Engineering and Mathematics,
University of Siena, Italy
giorgi@unisi.it

Abstract— As the number of transistors per computing system is ever-increasing, so are the fault rates. This issue may be critical also in the area of embedded systems, as they may work in mission-critical conditions and in contexts where they may be subject to several sources of faults. We propose to provide a further dimension of flexibility by federating the capabilities of several separated FPGA-based independent systems, so as to provide a more resilient system that can also improve the performance by simply joining more systems via an inexpensive and simple high-speed interconnect. Differently, from traditional checkpointing or lock-stepping, we foresee the possibility of relying on a disciplined data flow among the application threads. The underlying execution model is known as dataflow-threads (DF-threads) and the fault-detection extension of this model allows to achieve a resilient execution of an application while faults are affecting the system. In the proposed implementation, the execution time gracefully degrades as the number of faults increases, without the need for global checkpointing and without interrupting the application execution. The technique has been evaluated on a full-system x86-64 simulator with encouraging results and an FPGA-based implementation is under development.

Keywords- Reliability, Reconfigurable Computing, Dataflow, Multi-threading, Distributed System, FPGA

References:

- [1] Giorgi, R., Faraboschi, P., "An Introduction to DF-Threads and their Execution Model", IEEE MPP 2014, pp. 60-65
- [2] Giorgi R., "Scalable Embedded Systems: Towards the Convergence of High-Performance and Embedded Computing", IEEE Embedded and Ubiquitous Computing, pp. 1-6, 2015.
- [3] Ho, N., Portero, A., Solinas, M., Scionti, A., Mondelli, A., Faraboschi, P., Giorgi, R., "Simulating a Multi-core x86_64 Architecture with Hardware ISA Extension Supporting a Data-Flow Execution Model, IEEE AIMS-2014, pp.264-269.
- [4] Giorgi, R., "AXIOM: A 64-bit reconfigurable hardware/software platform for scalable embedded computing", 6th Mediterranean Conference on Embedded Computing (MECO), 1-4, 2016.
- [5] Giorgi, R., Khalili, F., Procaccini, M., "AXIOM: A Scalable, Efficient and Reconfigurable Embedded Platform", IEEE Proc. Design, Automation and Test in Europe (DATE), Florence, Italy, Mar. 2019, pp. 1-6.
- [6] Weis S., Garbade, A., Fechner, B., Mendelson, A., Giorgi, R., Ungerer, T., "Architectural Support for Fault Tolerance in a Teradevice Dataflow System", Springer Int.l Journal of Parallel Programming, New York, NY, USA, vol. 44, no. 2, Apr 2016, pp. 208-232.
- [7] Giorgi, R., "Scalable Embedded Computing through Reconfigurable Hardware: comparing DF-Threads, Cilk, OpenMPI and Jump", ELSEVIER Microprocessors and Microsystems, vol. 63, Aug. 2018, pp. 66-74.

About author



Roberto Giorgi is an Associate Professor at the University of Siena, Italy (qualified for Full Professorship). He received his PhD in Computer Engineering and his Master in Electronics Engineering, Summa cum Laude both from University of Pisa, Italy. He has been coordinator of a FET EU project (TERAFLUX), and of an H2020 project (AXIOM), Workpackage leader of the Embedded Reconfigurable Architecture project, deputy steering committee member in HiPEAC, participating in SARC (Scalable ARCHitectures). He took part in ChARM project, developing software for performance evaluation of ARM-processor based embedded systems with cache. He is an author of more than 130 scientific papers. His current interests include Computer Architecture themes such as Embedded Systems, Multiprocessors, Memory System Performance, Workload Characterization, Reconfigurable Computing. He is a Lifetime member of ACM and a Senior member of the IEEE, IEEE Computer Society.